A ________ diagram shows how logic signal level varies with ...

[fagboi]

A ________ diagram shows how logic signal level varies with respect to time.
 
  Fill in the blank(s) with correct word

Question 2

Shift registers that are identified as parallel in/parallel out, serial in/parallel out, etc. are defined in this manner because:
 
  A) it indicates the manner in which data are stored in the register.
  B) it indicates the inverse of how data are entered into the register for storage and how data are outputted from the register.
  C) it indicates the manner in which data can be entered into the register for storage and the manner in which data are outputted from the register.
  D) Both A and C

[jharrington11]

Answer to Question 1

timing

Answer to Question 2

C

[fagboi]

Thanks for the timely response, appreciate it

[sultansheikh]

Great answer, keep it coming