Author Question: In a J-K flip-flop, the SET state occurs when A) J is low, K is high, and there is a triggering ... (Read 5 times)

theo

  • Hero Member
  • *****
  • Posts: 698
In a J-K flip-flop, the SET state occurs when
 
  A) J is low, K is high, and there is a triggering clock edge.
  B) J and K are low and there is a triggering clock edge.
  C) J is high, K is high, and there is a triggering clock edge.
  D) J is high, K is low, and there is a triggering clock edge.

Question 2

On the typical 14 pin IC, pin 14 is connected to ground.
 
  Indicate whether the statement is true or false



elyse44

  • Sr. Member
  • ****
  • Posts: 319
Answer to Question 1

D

Answer to Question 2

FALSE



Related Topics

Need homework help now?

Ask unlimited questions for free

Ask a Question
 

Did you know?

There are more bacteria in your mouth than there are people in the world.

Did you know?

Certain rare plants containing cyanide include apricot pits and a type of potato called cassava. Fortunately, only chronic or massive ingestion of any of these plants can lead to serious poisoning.

Did you know?

Human stomach acid is strong enough to dissolve small pieces of metal such as razor blades or staples.

Did you know?

As many as 20% of Americans have been infected by the fungus known as Histoplasmosis. While most people are asymptomatic or only have slight symptoms, infection can progress to a rapid and potentially fatal superinfection.

Did you know?

Since 1988, the CDC has reported a 99% reduction in bacterial meningitis caused by Haemophilus influenzae, due to the introduction of the vaccine against it.

For a complete list of videos, visit our video library