Author Question: In a J-K flip-flop, the SET state occurs when A) J is low, K is high, and there is a triggering ... (Read 11 times)

theo

  • Hero Member
  • *****
  • Posts: 698
In a J-K flip-flop, the SET state occurs when
 
  A) J is low, K is high, and there is a triggering clock edge.
  B) J and K are low and there is a triggering clock edge.
  C) J is high, K is high, and there is a triggering clock edge.
  D) J is high, K is low, and there is a triggering clock edge.

Question 2

On the typical 14 pin IC, pin 14 is connected to ground.
 
  Indicate whether the statement is true or false



elyse44

  • Sr. Member
  • ****
  • Posts: 319
Answer to Question 1

D

Answer to Question 2

FALSE



Related Topics

Need homework help now?

Ask unlimited questions for free

Ask a Question
 

Did you know?

The horizontal fraction bar was introduced by the Arabs.

Did you know?

The average human gut is home to perhaps 500 to 1,000 different species of bacteria.

Did you know?

This year, an estimated 1.4 million Americans will have a new or recurrent heart attack.

Did you know?

The most destructive flu epidemic of all times in recorded history occurred in 1918, with approximately 20 million deaths worldwide.

Did you know?

Prostaglandins were first isolated from human semen in Sweden in the 1930s. They were so named because the researcher thought that they came from the prostate gland. In fact, prostaglandins exist and are synthesized in almost every cell of the body.

For a complete list of videos, visit our video library